STF behaviour in a CT ΔΣ modulator
نویسندگان
چکیده
In this paper we propose a topology for continuous time Σ∆ modulators. Unlike the modulators presented until now, they exhibit no peaking in their signal transfer function. Instead it achieves a ‘flat’ STF with the desired anti-aliasing properties and with small internal nodes signal levels. Now, a simple filter, e.g. a first-order low-pass filter can precede the modulator to prevent out of band signals corrupting the correct operation of the modulator.
منابع مشابه
CT-ΔΣ ADC with 1.5 Cycle Quantizer Delay and Improved STF
A 1 GS/s Continuous-time Delta-Sigma modulator (CT-∆ΣM) with 31 MHz bandwidth, 76.3 dB dynamic range and 72.5 dB peak-SNDR is reported in a 0.13μm CMOS technology. The design employs an excess loop delay (ELD) of more than one clock cycle for achieving higher sampling rate. The ELD is compensated using a fast-loop formed around the last integrator by using a sample-and-hold. Further, the effect...
متن کاملA Low-Power Single-Bit Continuous-Time ΔΣ Converter with 92.5 dB Dynamic Range for Biomedical Applications
A third-order single-bit CT-ΔΣ modulator for generic biomedical applications is implemented in a 0.15 μm FDSOI CMOS process. The overall power efficiency is attained by employing a single-bit ΔΣ and a subthreshold FDSOI process. The loop-filter coefficients are determined using a systematic design centering approach by accounting for the integrator non-idealities. The single-bit CT-ΔΣ modulator...
متن کاملDigitally-enhanced high-order ΔΣ modulators
-The input feedforward path in a ΔΣ modulator is an attractive technique for low-distortion swing-reduction design. It helps lower the power dissipation, especially in ΔΣ modulators designed with low oversampling ratios (OSRs) in low-voltage nanometer CMOS technologies. However, a ΔΣ modulator with analog feedforward (AFF) requires an analog adder before the quantizer, which can limit the achie...
متن کاملDT Modeling of Clock Phase-Noise Effects in LP CT ΔΣ ADCs With RZ Feedback
The performance of continuous-time (CT) ΔΣ modulators is limited by their sensitivity to clock phase noise (PN). The clock PN-induced in-band noise (IBN) is dependent on the magnitude and frequency of both the desired in-band signals and the out-of-band signals, as well as the shape of the clock PN spectrum. This brief presents a discrete-time (DT) model of the dominant clock PN-induced errors....
متن کاملA 69dB SNDR, 25MHz BW, 800MS/s Continuous-Time Bandpass ΔΣ ADC Using DAC Duty Cycle Control for Low Power and Reconfigurability
A new power-efficient, reconfigurable, 6-order continuous-time bandpass delta-sigma modulator architecture is presented. A new duty-cycle-controlled DAC halves the number of DACs in the modulator, and also enables the center frequency to be reconfigurable. A prototype 800MS/s modulator achieves 69dB SNDR with a 25MHz bandwidth at a 200MHz IF. The center frequency can be varied from 180MHz to 22...
متن کامل